Magnify the Traditional Mixed-Signal Eyepatch Verification

Apr 20, 2021

Weeks before tapeout, SoC design teams must verify large mixed-signal transistor-level netlists. The standard approach is to verify functionality by running simulations with back-annotated gate-level RTL along with behavioral analog blocks. However, since this approach might overlook serious errors, old-fashion eyeball checking remains necessary.

This whitepaper exhibits some situations that might get overlooked by the standard approach and eyeball checking. There is also a description of the difficulties of performing mixed-signal tests that could detect these types of situations. To overcome this verification challenge, we introduce a reliable static electrical analysis tool that runs built-in assertion checks to netlists with billions of devices in a short runtime.

Other stories

Aniah® wins iVenture prize at Tech&Fest 2025

Aniah® wins iVenture prize at Tech&Fest 2025

Aniah took part for the second time in the Tech & Fest trade fair, held in Grenoble on 5 and 6 February 2025. This event, now a must for innovation in Europe, brings together researchers, investors and entrepreneurs. Over the two days, iForum gave Aniah the...