Magnify the Traditional Mixed-Signal Eyepatch Verification

Apr 20, 2021

Weeks before tapeout, SoC design teams must verify large mixed-signal transistor-level netlists. The standard approach is to verify functionality by running simulations with back-annotated gate-level RTL along with behavioral analog blocks. However, since this approach might overlook serious errors, old-fashion eyeball checking remains necessary.

This whitepaper exhibits some situations that might get overlooked by the standard approach and eyeball checking. There is also a description of the difficulties of performing mixed-signal tests that could detect these types of situations. To overcome this verification challenge, we introduce a reliable static electrical analysis tool that runs built-in assertion checks to netlists with billions of devices in a short runtime.

Other stories

ANIAH and PROPHESEE Announce Collaboration

ANIAH and PROPHESEE Announce Collaboration

ANIAH and PROPHESEE Announce Collaboration to strengthen their technological synergies.   PARIS, February 8, 2024   PROPHESEE, the creator of the world’s most advanced and efficient neuromorphic vision systems, in his constant search for operational excellence, has...

Aniah celebrates France 2030 recognition

Aniah celebrates France 2030 recognition

Aniah celebrates France 2030 recognition and affirms its commitment to contributing to the independence and resilience of the European microelectronics industry.     Grenoble, January 30, 2023,  Aniah is delighted to share the double recognition from the French...

Aniah announce her membership of the AENEAS association

Aniah announce her membership of the AENEAS association

Aniah is proud to announce her membership of the AENEAS association (https://aeneas-office.org), allowing us to integrate into this unique ecosystem which bring in together more than 550 members: SMEs, Research Institutes and Universities, Large Industry from the...