Conditional high-impedance (HiZ) nets errors are among the most serious risks in an IC project because of their capacity to elude Silicon qualification phases and escape into mass-production. They may create a wide range of issues throughout the Validation, Qualification and Ramp-up of an IC design.
This paper reviews the different types of circuit topologies that can lead to potentially harmful HiZ and reliable techniques to detect those errors at SoC scale with a very reduced human resource investment.
OneCheck® fully integrated with Cadence Virtuoso®
Analog and mixed-signal design teams now benefit from the seamless integration of OneCheck with the industry-reference Cadence Virtuoso® Schematic Editor. Using OneCheck has never been as smooth and simple: Connect OneCheck analysis window to Virtuoso in a simple...
